Temperature-Gradient Based Test Scheduling for 3D Stacked ICs
2013 (English)In: 2013 IEEE International Conference on Electronics, Circuits, and Systems, IEEE conference proceedings, 2013, 405-408 p.Conference paper (Refereed)
Defects that are dependent on temperature-gradients (e.g., delay-faults) introduce a challenge for achieving an effective test process, in particular for 3D ICs. Testing for such defects must be performed when the proper temperature gradients are enforced on the IC, otherwise these defects may escape the test. In this paper, a technique that efficiently heats up the IC during test so that it complies with the specified temperature gradients is proposed. The specified temperature gradients are achieved by applying heating sequences to the cores of the IC under test trough test access mechanism; thus no external heating mechanism is required. The scheduling of the test and heating sequences is based on thermal simulations. The schedule generation is guided by functions derived from the IC's temperature equation. Experimental results demonstrate that the proposed technique offers considerable test time savings.
Place, publisher, year, edition, pages
IEEE conference proceedings, 2013. 405-408 p.
IdentifiersURN: urn:nbn:se:liu:diva-106740DOI: 10.1109/ICECS.2013.6815440ISI: 000339725900110ISBN: 978-1-4799-2452-3OAI: oai:DiVA.org:liu-106740DiVA: diva2:718368
20th IEEE International Conference on Electronics, Circuits, and Systems (ICECS 2013), Abu Dhabi, United Arab Emirates, December 9-12, 2013