liu.seSearch for publications in DiVA
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
A Self-Calibration Technique for Fast-Switching Frequency-Hopped UWB Synthesis
Linköping University, Department of Electrical Engineering, Electronic Devices. Linköping University, The Institute of Technology.
Linköping University, Department of Electrical Engineering, Electronic Devices. Linköping University, The Institute of Technology.
Linköping University, Department of Electrical Engineering, Electronic Devices. Linköping University, The Institute of Technology.
2014 (English)In: Proceedings of the 21st International Conference Mixed Design of Integrated Circuits and Systems (MIXDES), 2014,, IEEE , 2014, 154-159 p.Conference paper, Published paper (Refereed)
Abstract [en]

This paper presents a self-calibration technique for a fast-switching DLL-based frequency synthesizer targeting frequency-hopped ultra-wideband (UWB) communication. The proposed architecture employs the concept of track-and-hold (T/H) technique to sample the lock control voltages regarding each channel and store them across a corresponding capacitor during a start-up phase. During the normal operation when the hopping command arrives, the stored voltages are applied to the loop in an open-loop regime to perform fast channel switching of sub-9.5 ns which is required by WiMedia-UWB standard. Certain architectural and circuit methods are utilized in order to minimize the error in the sampled voltages caused by channel charge injection and clock feedthrough of the sampling switches. Since the proposed fast-switching scheme does not require a wide loop bandwidth, the existing tradeoff in phase-locked systems between the settling time and the control voltage ripples resulting in sideband spurs is eliminated. Moreover, the VCDL can be biased in the low-gain region of its transfer function to reduce its noise transfer to the synthesizer output. The proposed architecture is implemented in a 65-nm standard CMOS process and the simulation results indicate a worst-case band switching time of less than 5.5 ns.

Place, publisher, year, edition, pages
IEEE , 2014. 154-159 p.
National Category
Other Electrical Engineering, Electronic Engineering, Information Engineering Signal Processing
Identifiers
URN: urn:nbn:se:liu:diva-110397DOI: 10.1109/MIXDES.2014.6872176ISI: 000345852100030ISBN: 978-83-63578-03-9 (print)OAI: oai:DiVA.org:liu-110397DiVA: diva2:745344
Conference
Proceedings of the 21st International Conference Mixed Design of Integrated Circuits and Systems (MIXDES), 2014, June 19-21, Lublin, Poland
Available from: 2014-09-10 Created: 2014-09-10 Last updated: 2015-01-13

Open Access in DiVA

No full text

Other links

Publisher's full text

Authority records BETA

Ojani, AminMesgarzadeh, BehzadAlvandpour, Atila

Search in DiVA

By author/editor
Ojani, AminMesgarzadeh, BehzadAlvandpour, Atila
By organisation
Electronic DevicesThe Institute of Technology
Other Electrical Engineering, Electronic Engineering, Information EngineeringSignal Processing

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 56 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf