liu.seSearch for publications in DiVA
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
On-chip Pipelined Parallel Mergesort on the Intel Single-Chip Cloud Computer
Linköping University, Department of Computer and Information Science, Software and Systems. Linköping University, The Institute of Technology.
2014 (English)Independent thesis Advanced level (degree of Master (Two Years)), 20 credits / 30 HE creditsStudent thesis
Abstract [en]

With the advent of mass-market consumer multicore processors, the growing trend in the consumer off-the-shelf general purpose processor industry has moved away from increasing clock frequency as the classical approach for achieving higher performance. This is commonly attributed to the well-known problems of power consumption and heat dissipation with high frequencies and voltage.

This paradigm shift has prompted research into a relatively new field of "many-core" processors, such as the Intel Single-chip Cloud Computer. The SCC is a concept vehicle, an experimental homogenous architecture employing 48 IA32 cores interconnected by a high-speed communication network.

As similar multiprocessor systems, such as the Cell Broadband Engine, demonstrate a significantly higher aggregate bandwidth in the interconnect network than in memory, we examine the viability of a pipelined approach to sorting on the Intel SCC. By tailoring an algorithm to the architecture, we investigate whether this is also the case with the SCC and whether employing a pipelining technique alleviates the classical memory bottleneck problem or provides any performance benefits.

For this purpose, we employ and combine different classic algorithms, most significantly, parallel mergesort and samplesort.

Place, publisher, year, edition, pages
2014. , 88 p.
Keyword [en]
intel, scc, many-core, pipelined, sorting, mergesort, algorithms
National Category
Computer Engineering Computer Science
Identifiers
URN: urn:nbn:se:liu:diva-111513ISRN: LIU-IDA/LITH-EX-A--14/012--SEOAI: oai:DiVA.org:liu-111513DiVA: diva2:757030
Subject / course
Master's programme in Computer Science
Presentation
2014-02-21, Donald Knuth, B-huset, Linköping, 10:00 (English)
Supervisors
Examiners
Available from: 2014-10-21 Created: 2014-10-20 Last updated: 2014-10-21Bibliographically approved

Open Access in DiVA

fulltext(1701 kB)141 downloads
File information
File name FULLTEXT01.pdfFile size 1701 kBChecksum SHA-512
470de0af442b7a9aa76a54aa3a65c926121a11d72e27b435777658c4dbc074b90503a2286e8c96e2c1579f9a3e6bd50d4811899fad43c240a2faf71ffe666910
Type fulltextMimetype application/pdf

Search in DiVA

By author/editor
Avdic, Kenan
By organisation
Software and SystemsThe Institute of Technology
Computer EngineeringComputer Science

Search outside of DiVA

GoogleGoogle Scholar
Total: 141 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

urn-nbn

Altmetric score

urn-nbn
Total: 309 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf