Monolayer dual gate transistors with a single charge transport layer
2010 (English)In: Applied Physics Letters, ISSN 0003-6951, E-ISSN 1077-3118, Vol. 96, no 14, 143304Article in journal (Refereed) Published
A dual gate transistor was fabricated using a self-assembled monolayer as the semiconductor. We show the possibility of processing a dielectric on top of the self-assembled monolayer without deteriorating the device performance. The two gates of the transistor accumulate charges in the monomolecular transport layer and artifacts caused by the semiconductor thickness are negated. We investigate the electrical transport in a dual gate self-assembled monolayer field-effect transistor and present a detailed analysis of the importance of the contact geometry in monolayer field-effect transistors.
Place, publisher, year, edition, pages
American Institute of Physics (AIP) , 2010. Vol. 96, no 14, 143304
field effect transistors; monolayers
IdentifiersURN: urn:nbn:se:liu:diva-118174DOI: 10.1063/1.3379026ISI: 000276554600091OAI: oai:DiVA.org:liu-118174DiVA: diva2:813675
Funding Agencies|Dutch Polymer Institute ; Dutch Technology Foundation STW2015-05-252015-05-222015-06-01