Software-based QPP Interleaving for Baseband DSPs with LUT-accelerated Addressing
2015 (English)In: International Conference on Digital Signal Processing (DSP), Singapore, 21-24 July, 2015, 2015Conference paper (Refereed)
This paper demonstrates how QPP interleaving and de-interleaving for Turbo decoding in 3GPP-LTE can be implemented efficiently on baseband processors with lookup-table (LUT) based addressing support of multi-bank memory. We introduce a LUT-compression technique that reduces LUT size to 1% of what would otherwise be needed to store the full data access patterns for all LTE block sizes. By reusing the already existing program memory of a baseband processor to store LUTs and using our proposed general address generator, our 8-way data access path can reach the same throughput as a dedicated 8-way interleaving ASIC implementation. This avoids the addition of a dedicated interleaving address generator to a processor which, according to ASIC synthesis, would be 75\% larger than our proposed address generator. Since our software implementation only involves the address generator, the processor's datapaths are free to perform the other operations of Turbo decoding in parallel with interleaving. Our software implementation ensure programmability and flexibility and is the fastest software-based implementation of QPP interleaving known to us.
Place, publisher, year, edition, pages
IdentifiersURN: urn:nbn:se:liu:diva-120395ISBN: 978-1-4799-8058-1OAI: oai:DiVA.org:liu-120395DiVA: diva2:844262
IEEE International Conference on Digital Signal Processing (DSP)