liu.seSearch for publications in DiVA
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Software-based QPP Interleaving for Baseband DSPs with LUT-accelerated Addressing
Linköping University, Department of Electrical Engineering, Computer Engineering. Linköping University, Faculty of Science & Engineering.
Linköping University, Department of Electrical Engineering, Computer Engineering. Linköping University, The Institute of Technology.
Linköping University, Department of Electrical Engineering, Computer Engineering. Linköping University, Faculty of Science & Engineering.
2015 (English)In: International Conference on Digital Signal Processing (DSP), Singapore, 21-24 July, 2015, Institute of Electrical and Electronics Engineers (IEEE), 2015Conference paper, Published paper (Refereed)
Abstract [en]

This paper demonstrates how QPP interleaving and de-interleaving for Turbo decoding in 3GPP-LTE can be implemented efficiently on baseband processors with lookup-table (LUT) based addressing support of multi-bank memory. We introduce a LUT-compression technique that reduces LUT size to 1% of what would otherwise be needed to store the full data access patterns for all LTE block sizes. By reusing the already existing program memory of a baseband processor to store LUTs and using our proposed general address generator, our 8-way data access path can reach the same throughput as a dedicated 8-way interleaving ASIC implementation. This avoids the addition of a dedicated interleaving address generator to a processor which,  according to ASIC synthesis, would be 75\% larger than our proposed address generator. Since our software implementation only involves the address generator, the processor's datapaths are free to perform the other operations of Turbo decoding in parallel with interleaving. Our software implementation ensure programmability and flexibility and is the fastest software-based implementation of QPP interleaving known to us.

Place, publisher, year, edition, pages
Institute of Electrical and Electronics Engineers (IEEE), 2015.
National Category
Computer Engineering
Identifiers
URN: urn:nbn:se:liu:diva-120395DOI: 10.1109/ICDSP.2015.7251983ISI: 000380506600165ISBN: 978-1-4799-8058-1 (print)OAI: oai:DiVA.org:liu-120395DiVA: diva2:844262
Conference
IEEE International Conference on Digital Signal Processing (DSP)
Projects
HiPEC
Available from: 2015-08-04 Created: 2015-08-04 Last updated: 2016-11-14

Open Access in DiVA

No full text

Other links

Publisher's full texthttp://dsp2015.elite.sg/program/paperDetails.asp?PaperID=312

Search in DiVA

By author/editor
Karlsson, AndreasSohl, JoarLiu, Dake
By organisation
Computer EngineeringFaculty of Science & EngineeringThe Institute of Technology
Computer Engineering

Search outside of DiVA

GoogleGoogle Scholar

Altmetric score

Total: 287 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf