liu.seSearch for publications in DiVA
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Minimax design and order estimation of FIR filters for extending the bandwidth of ADCs
Linköping University, Department of Electrical Engineering, Communication Systems. Linköping University, Faculty of Science & Engineering. College of Electronic Science and Engineering, National University of Defense Technology, Changsha, China.
Linköping University, Department of Electrical Engineering, Communication Systems. Linköping University, Faculty of Science & Engineering.
College of Electronic Science and Engineering, National University of Defense Technology, Changsha, China.
College of Electronic Science and Engineering, National University of Defense Technology, Changsha, China.
2016 (English)In: 2016 IEEE International Symposium on Circuits and Systems (ISCAS): Proceedings, Institute of Electrical and Electronics Engineers (IEEE), 2016, 2186-2189 p.Conference paper, Published paper (Refereed)
Abstract [en]

The bandwidth of the sampling systems, especially for time-interleaved analog-to-digital converters, needs to be extended along with the rapid increase of the sampling rate. A digitally assisted technique becomes a feasible approach to extend the analog bandwidth, as it is impractical to implement the extension in analog circuits. This paper derives accurate order estimation formulas for the bandwidth extension filter, which is designed in the minimax sense with the ripple constraints as the design criteria. The derived filter order estimation is significant in evaluating the computational complexity from the viewpoint of the top-level system design. Moreover, with the proposed order estimates, one can conveniently obtain the minimal order that satisfies the given ripple constraints, which contributes to reducing the design time. Both the performance of the extension filter and its order estimation are illustrated and demonstrated through simulation examples.

Place, publisher, year, edition, pages
Institute of Electrical and Electronics Engineers (IEEE), 2016. 2186-2189 p.
Series
IEEE International Symposium on Circuits and Systems. Proceedings, ISSN 0271-4302 (Print), 2379-447X (Electronic)
National Category
Signal Processing
Identifiers
URN: urn:nbn:se:liu:diva-131485DOI: 10.1109/ISCAS.2016.7539015ISI: 000390094702079ISBN: 978-1-4799-5341-7 (print)ISBN: 978-1-4799-5340-0 (electronic)ISBN: 978-1-4799-5342-4 (print)OAI: oai:DiVA.org:liu-131485DiVA: diva2:973944
Conference
IEEE International Symposium on Circuits and Systems (ISCAS 2016), Montreal, Canada, May 22-25, 2016
Available from: 2016-09-23 Created: 2016-09-23 Last updated: 2017-08-07Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full text

Search in DiVA

By author/editor
Wang, YinanJohansson, Håkan
By organisation
Communication SystemsFaculty of Science & Engineering
Signal Processing

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 87 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf