A Wide Range All-Digital Delay Locked Loop for Video Applications
2015 (English)In: 2015 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN (ECCTD), IEEE , 2015, 372-375 p.Conference paper (Refereed)
An all-digital delay locked loop (DLL) for use in an analog video front end (AFE) is presented. The DLL is designed for a wide input frequency range of 40-300 MHz to cater to a range of different video standards currently in use. The proposed DLL has a closed loop architecture that tracks PVT variations and locks to the input signal in a maximum of nine clock cycles. At its output, the DLL generates 32 uniformly distributed phases of the input clock to provide an optimal sampling point for the analog to digital conversion of the input signal in the AFE.
Place, publisher, year, edition, pages
IEEE , 2015. 372-375 p.
IdentifiersURN: urn:nbn:se:liu:diva-131537DOI: 10.1109/ECCTD.2015.7300049ISI: 000380498200031ISBN: 978-1-4799-9877-7OAI: oai:DiVA.org:liu-131537DiVA: diva2:974173
European Conference on Circuit Theory and Design (ECCTD)