

# Design and Analysis of Battery-Integrated Modular Multilevel Converters for Automotive Powertrain Applications

Arvind Balachandran, Tomas Jonsson and Lars Eriksson

The self-archived postprint version of this conference paper is available at Linköping University Institutional Repository (DiVA):

<https://urn.kb.se/resolve?urn=urn:nbn:se:liu:diva-187241>

N.B.: When citing this work, cite the original publication.

Balachandran, A., Jonsson, T., Eriksson, L., (2021), Design and Analysis of Battery-Integrated Modular Multilevel Converters for Automotive Powertrain Applications, *2021 23RD EUROPEAN CONFERENCE ON POWER ELECTRONICS AND APPLICATIONS (EPE21 ECCE EUROPE)*. <https://doi.org/10.23919/EPE21ECCEurope50061.2021.9570570>

Original publication available at:

<https://doi.org/10.23919/EPE21ECCEurope50061.2021.9570570>

©2021 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.

<http://www.ieee.org/>

# Design and Analysis of Battery-Integrated Modular Multilevel Converters for Automotive Powertrain Applications

Arvind Balachandran, Tomas Jonsson, and Lars Eriksson  
Linköping University, Linköping, Sweden

Email: arvind.balachandran@liu.se, tomas.u.jonsson@liu.se, lars.eriksson@liu.se

## Abstract

The automotive industry has grown considerably over the last century consequently increasing greenhouse gas emissions and thus contributing towards increase in the average global temperature. It is thus of paramount importance to increase the use of alternative energy sources. Electric vehicles have gained popularity over the last decade. However, a major concern with electric vehicles is their range. The range of an electric vehicle is limited by the battery pack, in particular, the weakest cell of the pack. One method of increasing the available energy from the battery pack is by introducing more electronics. Modular multilevel converters, with their modular concept, could be a viable solution. The concept of battery-integrated modular multilevel converters (BI-MMC) for automotive applications is explored. In particular, the impact of the number of cascaded cells per submodule is investigated, considering battery losses, DC-link capacitor losses, and the converter losses. Furthermore, an optimization of the DC-link capacitors and the selection of MOSFET switching frequency is presented in order to minimize the total losses.

## Keywords

«DC-AC converters», «Modular Multilevel Converters (MMC)», «Power converters for EV», «Electric vehicle», «Hybrid Electric Vehicle (HEV)»,

## Introduction

The average global temperature has risen considerably because of greenhouse gas emissions [1]. Although the energy sector holds the major share of greenhouse gas emissions, the automotive industry accounts for about 15% of the CO<sub>2</sub> emissions [2]. Therefore, it is of paramount importance to increase the utilization of alternative energy carriers that can replace fossil fuels in both the automotive and energy industries. Automotive battery packs are typically made up of modules. Each module contains several parallel and/or series-connected cells [3]. However, the energy and power are determined not only by the cell type and size but to a large extent also by the configuration and battery management system (BMS) [4, 5]. By restructuring the cell interconnections and introducing more electronics in the pack, more precise control and thus better utilization of the energy in the individual modules can increase the energy and provide more benefits such as improved battery life and increased usable capacity of the battery pack [6, 7].

Presently, EV powertrains typically use a conventional 2-level voltage source inverter with a large battery pack [8]. The battery pack typically contains low-voltage battery cells (e.g. 2–4 V) that are connected in series (strings) providing high-voltage (e.g. 300 – 1000 V) [9]. These strings are then connected in parallel to achieve the required power rating. Because of differences in leakage currents and cell in-homogeneities, individual cell voltage and state-of-charge (SOC) distribution among the cells are non-homogeneous. As a result, some cells discharge faster than other cells, thus limiting the total energy that can be delivered by the pack. In order to mitigate this problem, cell balancers are employed as part of the battery management systems (BMS) [4]. In order to maximize the energy delivered by the battery pack, individual cell control is often preferred.

Modular multilevel converters (MMCs), have gained interest and high popularity over the last several years in the power distribution sector especially in HV and MV applications where it has been proven to give several advantages; such as low THD, modularity, and scalability [10, 11]. Over last few years, battery-integrated MMCs (BI-MMC) have gained popularity especially for battery energy storage systems (BESS) [12–14]. Several pieces of research indicate that there is a great benefit in increasing the controllability of the cells in terms of battery life-time and battery utilization [15, 16]. The slightest increase in the battery lifetime and battery utilization typically results in monumental benefits [17]. BI-MMCs are thus particularly interesting for EV powertrains because of their high efficiency, greater cell-level control, and provide better battery fault isolation [18–22]. A comparative assessment between half-bridge and full-bridge MMCs, and cascaded H-bridge inverters was performed for BESS [23]. The study reported that cascaded H-bridge inverters had higher efficiency. Although the shown interesting effort in literature, these articles do not investigate the impact of the number of battery cells per submodule, DC-link capacitor design, and MOSFET switching frequency on the efficiency of BI-MMCs.

This paper develops and presents the principle optimization of DC-link capacitor and MOSFET switching frequency for a wide range of BI-MMC topologies with different number of cascaded cells per submodule for hybrid and electric vehicles. Furthermore a comparison between five different 400 kW 3-phase MMC topologies and a 3 phase 2-level voltage source is presented for a 40 ton commercial vehicle. Although the evaluation is performed considering automotive applications, the procedure is generic and can also be applied to BESS.

## Topology review

A 3-phase BI-MMC topology consists of either one or two arms per phase ( $N_{arms}$ ) and each arm is made up of number of cascaded stages of DC/AC converters and are commonly referred to as submodules (SM). The DC side of a submodule contains a battery pack and are configured with  $N_{s(cells)}$  series and  $N_{p(cells)}$  parallel cells. The submodules can be broadly classified into half-bridge (HB) and full-bridge (FB) SMs, as seen in Fig. 1. The HB-SM is shown in Fig. 1(a) and the FB-SM is shown in Fig. 1(b). Here the DC-link capacitor is modeled as an RLC series network as seen in Fig. 1. The RMS output voltage of the HB-SM ( $U_{sm(hb)}$ ), and FB-SM ( $U_{sm(fb)}$ ) can be written as follows:

$$U_{sm(hb)} = M \frac{U_s}{2}, \quad U_{sm(fb)} = M U_s, \quad (1)$$

where  $M$  is the maximum modulation index.

Fig. 2 presents several BI-MMC topologies. These topologies include the double-star half-bridge (DSHB), double-star full-bridge (DSFB), single-star half-bridge (SSHB), single-star full-bridge (SSFB, also known as cascaded H-bridge), and single-delta full-bridge (SDFB). In this paper the DSFB topology analyzed is a parallel combination of two SSFB topologies. Furthermore, all presented topologies belongs to the set  $Top$ .




Fig. 1: Battery Integrated MMC submodules, (a) half-bridge, and (b) full-bridge submodules.




Fig. 2: Schematic of battery integrated MMC topologies for  $N_{ph}$ -phase system. (a) Double-star half-bridge, (b) double-star full-bridge, (c) single-star half-bridge, (d) single-star full-bridge, and (e) single-delta full-bridge topologies.

## Battery-Integrated Modular Multilevel Converter: Modeling and Design

This section presents the battery model, converter losses and number of parallel MOSFETs calculation, DC-side SM current harmonics calculation, SM DC-link capacitor impedance, DC-link capacitor and battery current calculations, and the resonance between the battery and DC-link capacitor. This section also presents an example of losses vs the energy stored in the DC-link capacitor and MOSFET switching frequency. In particular, the influence of the resonance on the losses is discussed. Furthermore, the DC-link capacitor design optimization for all the topologies is also presented.

### Battery Modeling

Fig. 3 presents the electrochemical impedance spectroscopy (EIS) performed on a 24 Ah Li-ion NMC battery cell. The EIS shows the battery impedance ( $Z_{batt}$ ) from 0.025 Hz to 100 kHz. It is worth mentioning that, for the sake of simplicity, the battery loss model incorporated in the paper does not include the reversible battery losses. This is because the entropic coefficient is a highly non-linear function of current, and battery state-of-charge [24].

### Semiconductor losses and thermal rating

A SM contains 2 or 4 switches (for HB and FB SMs, respectively) each defined with  $N_{p,mos}$  parallel MOSFETs related to thermal design conditions. Every MOSFET has an on-state resistance of  $R_{ds(on)}^{max}$ . The conduction loss for a switch,  $P_{c,sw}$ , is determined by the RMS current through the switch corresponding to  $1/\sqrt{2}$  of the RMS arm current. The switching loss for a switch,  $P_{s,sw}$ , is determining as the product of energy dissipated during average switching transients and the switching frequency. The conduction losses ( $P_{c,sw}^{max}$ ) and switching losses ( $P_{s,sw}^{max}$ ) of a switch at rated power are written as follows:




Fig. 3: Electrochemical impedance spectroscopy for Samsung 24 Ah NMC Li-ion prismatic cell.

$$P_{c,sw}^{max} = \frac{1}{2} (I_{arm}^{max})^2 \frac{R_{ds(on)}^{max}}{N_{p,mos}}, \quad P_{s,sw}^{max} = \frac{2\sqrt{2}}{\pi} U_s I_{arm}^{max} t_{sw(tran)} f_{sw}, \quad (2)$$

where  $t_{sw(tran)}$  is the combined switching transient time corresponding to the sum of current rise and voltage fall time at turn-on and the voltage rise and current fall time at a turn-off, i.e,  $t_{sw(tran)} = t_{ri} + t_{fi} + t_{rv} + t_{fv}$ , and  $f_{sw}$  is the switching frequency.  $I_{arm}^{max}$  represents the RMS arm current in the BI-MMC at rated power, considering sinusoidal fundamental frequency current wave shape, where the absolute average is given by the factor  $2\sqrt{2}/\pi$ . The rise and fall times for the voltage and current are calculated considering a constant  $dv/dt$  and  $di/dt$ , respectively.  $di/dt$  is a rather critical design parameter as it determines MOSFET drain-source voltage ripple.  $di/dt$  is calculated using:

$$\frac{di}{dt} \approx \left[ \frac{1}{L_{cap}} \left( \Delta U_{ds}^{def} - R_{cap} \sqrt{2} I_{arm}^{max} \right) \right] \frac{di}{dt} \Big|_{min}^{max}, \quad (3)$$

where  $L_{cap}$  is the parasitic inductance between the DC-link capacitor and the MOSFET drain terminals,  $\Delta U_{ds}^{def}$  is the maximum allowable drain-source voltage ripple,  $I_{arm}^{max}$  is the maximum arm current, and  $di/dt|_{min}$  and  $di/dt|_{max}$  are the minimum and maximum  $di/dt$ , respectively.  $di/dt|_{min}$  and  $di/dt|_{max}$  are determined by the choice of MOSFETs. It is assumed that the voltage drop due to  $C_{cap}$  is negligible.

In automotive applications, the thermal management is critical parameter that has to be considered for the converter design. The cooling principle considered is based on cooling collectors underneath the converter PCB, where micro-vias conduct heat from the MOSFETs. The thermal resistance of the active cooling area per MOSFET,  $R_{\theta pad}$  is determined by the thermal resistance of the micro-via contacts below the MOSFETs. The crucial temperature conditions of MOSFETs are the junction and the case temperatures, where for this design case temperature has been found to be limiting. The case-to-ambient temperature rise ( $\Delta T_{ca}$ ) can be written as follows:

$$\Delta T_{ca} = T_c - T_a = N_{sw} (P_{c,sw} + P_{s,sw}) \frac{R_{\theta pad}}{N_{p,mos} N_{sw}} = \left( \frac{1}{2} \left( \frac{I_{arm}^{max}}{N_{p,mos}} \right)^2 R_{ds(on)}^{max} + \frac{P_{s,sw}}{N_{p,mos}} \right) R_{\theta pad}, \quad (4)$$

where  $T_c$  is the case temperature,  $T_a$  is the ambient temperature, and  $N_{sw}$  gives the number of switches per submodule.

In order to limit the MOSFET case to ambient temperature rise,  $N_{p,mos}$  is determined from (4) using:

$$N_{p,mos} = \left[ \frac{2 I_{arm}^{max2} R_{ds(on)}^{max}}{\sqrt{P_{s,sw}^{max2} + \frac{2 \Delta T_{ca}^{max} I_{arm}^{max2} R_{ds(on)}^{max}}{R_{\theta pad}} - P_{s,sw}^{max}}} \right]_{N_{p,mos}^{min}}^{N_{p,mos}^{max}}, \quad (5)$$




Fig. 4: The DC-side currents for HB and FB submodules considering  $f_{sw} = 11 f_1$  and  $\cos(\phi) = 0.8$ .

where  $\Delta T_{ca}^{max}$  is the maximum case-to-ambient temperature rise,  $N_{p,mos}^{max}$  and  $N_{p,mos}^{min}$  are maximum and minimum  $N_{p,mos}$ , respectively.

### Submodule DC-side currents and loss calculation

The instantaneous DC-side SM current ( $i_{dc}(t)$ ) is calculated as follows:

$$i_{dc}(t) = S_{cov}(t) i_{arm}(t), \quad (6)$$

where  $i_{arm}(t)$  represents the instantaneous arm current of the BI-MMC, and  $S_{cov}(t)$  is the converter/SM switching function. For simplicity, this paper considers a phase-shifted carrier based modulation. Fig. 4 shows the DC-side currents for the HB and FB submodules with a switching frequency,  $f_{sw} = 11 f_1$ , where  $f_1$  is the fundamental frequency. From the figure it is clear that the DC-side currents for the HB-submodule contains DC, 1<sup>st</sup>, 2<sup>nd</sup>, and all the side-band harmonic components. However, the DC-side currents for the FB-submodule consists of DC, 2<sup>nd</sup>, and only the even carrier multiples as the side-band harmonic components.

### DC-link capacitor impedance calculations

The DC-link capacitor capacitance ( $C_{cap}$ ) is defined based on the total energy stored in the capacitor ( $E_{cap(tot)}$ ). In the example in Fig. 5, the capacitor effective ESR ( $R_{cap}$ ) is calculated based on the dissipation factor ( $\tan \delta$ ).  $C_{cap}$ ,  $R_{cap}$  and the capacitor impedance ( $Z_{cap}$ ) are calculated as follows:

$$C_{cap} = \frac{2 E_{cap(tot)}}{U_s^2 N_{sm(tot)}}, \quad R_{cap} = \frac{\tan \delta}{2\pi f_{sw} C_{cap}}, \quad Z_{cap} = R_{cap} + \frac{1}{j 2\pi f C_{cap}}, \quad (7)$$

where  $N_{sm(tot)}$  represents the total number of submodules.

### Battery and DC-link capacitor losses and resonance

Using the battery and the capacitor impedances, the battery and capacitor RMS currents ( $I_{batt}$  and  $I_{cap}$ , respectively) (see Fig. 1), are calculated using the following:

$$I_{batt} = I_{dc} \frac{Z_{cap}}{Z_{cap} + Z_{batt}}, \quad I_{cap} = I_{dc} \frac{Z_{batt}}{Z_{cap} + Z_{batt}}, \quad (8)$$

where  $I_{dc}$  is the DC-side RMS current.

The battery ( $P_{batt}$ ) and capacitor ( $P_{cap}$ ) losses are calculated using the following relation:

$$P_{batt} = \sum_{k=0}^{\infty} I_{batt}^2(2\pi k f_1) \Re[Z_{batt}(2\pi k f_1)], \quad P_{cap} = \sum_{k=0}^{\infty} I_{cap}^2(2\pi k f_1) R_{cap}. \quad (9)$$

There exists a resonance, at  $f_{res}$ , between the battery and the DC-link capacitor given as follows:

$$f_{res} = \frac{1}{2\pi \sqrt{L_B C_{cap}}}, \quad L_B = L_s \frac{N_s(\text{cells})}{N_p(\text{cells})} + L_C, \quad (10)$$

where  $L_s$  is the inductance of the battery cell and  $L_C$  is the parasitic inductance between the terminals of the battery and the converter. It is assumed that the ESL of the unit capacitor is negligible since it is considerably lower than the  $L_s$  and  $L_C$ . Also, the battery double-layer capacitance and Warburg impedances are neglected since they are significantly larger than  $C_{cap}$ .

### Loss variation with capacitor size and switching frequency

Two key parameters driving the loss distribution between battery, DC-link capacitor, and converter are the capacitor energy rating and the converter switching frequency. As discussed above, a resonance is obtained between battery inductance and DC-link capacitance which defines the allocation of harmonics between the battery and the DC-link capacitor. An example of a 3-phase DSFB with 5 series battery cells per converter sub-module is presented to illustrate these principles. Fig. 5 shows the total battery losses ( $P_{batt(tot)}^{max}$ ), total capacitor losses ( $P_{cap(tot)}^{max}$ ), total semiconductor losses ( $P_{sc(tot)}^{max}$ ), and total losses ( $P_{tot}^{max}$ ) as a function of total energy stored in the DC-link capacitors, and MOSFET switching frequency  $f_{sw}$  for the converter operating at rated power ( $P_{tot}^{max}$ ) for a 3-phase, 5  $N_s(\text{cells})$ , DSFB BI-MMC topology. Fig. 5(a) shows the total battery losses at rated power. The figure consists of several regions and these regions are described as follows:

**Region (i):** In this region,  $f_{sw} < f_{res}$ , as a result, the switching harmonic components of  $I_{dc}$  flows through the battery, thereby increasing  $P_{batt(tot)}^{max}$ .  $P_{cap(tot)}^{max}$  shown in Fig. 5(b) is also high since  $E_{cap(tot)}$  is low and  $R_{cap}$  is high, i.e, inversely proportional to  $E_{cap(tot)}$  (see (7)).

**Region (ii):** In this region,  $f_{sw} \approx f_{res}$ , i.e, a series resonance resulting in low impedance in the loop




Fig. 5: Power losses as a function of total energy stored in the capacitors ( $E_{cap(tot)}$ ), and MOSFET switching frequency ( $f_{sw}$ ) for 3-phase 5- $N_s(\text{cells})$  DSFB BI-MMC topology at rated power ( $P_{tot}^{max}$ ). (a) Total battery losses ( $P_{batt(tot)}^{max}$ ), (b) total capacitor losses ( $P_{cap(tot)}^{max}$ ), (c) total semiconductor losses ( $P_{sc(tot)}^{max}$ ), (d) total losses ( $P_{tot}^{max}$ ).

between  $L_B$  and  $C_{cap}$  resulting in high circulating currents. Therefore, we observe large  $P_{cap(tot)}^{max}$  and  $P_{batt(tot)}^{max}$ .

**Region (iii):** In this region,  $f_{sw} > f_{res}$ . Here,  $I_{batt}$  only consists of the DC-component and the 2<sup>nd</sup> harmonic (1<sup>st</sup> harmonic also for HB-SM). As a result, we observe low battery losses. Although  $I_{cap}$  consists of all the switching frequency components,  $E_{cap(tot)}$  is high, thus low  $P_{cap(tot)}^{max}$ .

**Region (iv):** In this region,  $f_{res} \approx 2 f_1$ , i.e, there exists a resonance close to the 2<sup>nd</sup> harmonic component. As a result, we observe increase in  $P_{batt(tot)}^{max}$ . However, since  $E_{cap(tot)}$  is about  $10^4$  J, we observe little to no increase in  $P_{cap(tot)}^{max}$ . It is important to mention that there will exist an addition peak in this region for HB-SMs due to the presence of the fundamental component in the DC-side currents.

**Region (v):** In this region,  $f_{res} > 2 f_1$  ( $f_{res} > f_1$  for HB-SMs),  $I_{batt}$  only consists of the DC-component. Therefore,  $P_{batt(tot)}^{max}$  is minimum in this region. Although  $I_{cap}$  consists of 2<sup>nd</sup> harmonic (also, 1<sup>st</sup> harmonic for HB-SMs) components and also the switching frequency components,  $E_{cap(tot)}$  is large resulting in very low capacitor losses.

Fig. 5(b) presents the  $P_{cap(tot)}^{max}$  and from the figure,  $P_{cap(tot)}^{max}$  can be considered to be independent of  $f_{sw}$  (when  $f_{sw} > f_{res}$ ). Fig. 5(c) gives the total semiconductor losses. From Fig. 5(c) we observe that  $P_{sc(tot)}^{max}$  is proportional to  $f_{sw}$  and is independent of the  $E_{cap(tot)}$ .

### DC-link capacitor selection and current rating factor

The total DC-link capacitor is defined based on the total DC-link capacitor energy rating ( $E_{cap(tot)}$ ), defined as a number of parallel units ( $N_{p(cap)}$ ) corresponding to voltage class required for the SM DC-voltage. These capacitor units are chosen such that they have low ESR and high ripple current capability. The DC-link capacitor ripple current factor ( $\beta_f$ ) is defined as the ratio of the capacitor RMS current ( $I_{cap}$ ) to the rated capacitor RMS ripple current ( $I_{cap}^{def}$ ). The effective DC-link capacitor ESR ( $R_{cap}$ ) is now re-calculated based on  $N_{p(cap)}$ . Therefore,  $N_{p(cap)}$ ,  $\beta_f$  and  $R_{cap}$  are calculated using:

$$N_{p(cap)} = \frac{C_{cap}}{C_{cap}^{def}}, \quad \beta_f = \frac{I_{cap}}{I_{cap}^{def}}, \quad R_{cap} = \frac{R_{cap}^{def}}{N_{p(cap)}}, \quad (11)$$

where  $C_{cap}^{def}$  is the capacitance of the unit capacitor, and  $R_{cap}^{def}$  is the ESR of the unit capacitor.

### Optimization of DC-link capacitor energy and MOSFET switching frequency

As discussed in previous sections, there exists two degrees of freedom for the design of the converter system. Therefore, an optimization is set up that is defined as follows:

$$\begin{aligned} \text{objective : } & P_{tot}^{opt}(Top, N_{s(cells)}) = \min \{ P_{tot}^{max}(E_{cap(tot)}, f_{sw} | Top, N_{s(cells)}) \}, \\ \text{optimize : } & E_{cap(tot)}, f_{sw}, \\ \text{constraints : } & 0.9 \leq \beta_f \leq 1, f_{sw} > f_{res}, \end{aligned} \quad (12)$$

where  $P_{tot}^{opt}$  is the minimum total loss for a given topology ( $Top$ ) with  $N_{s(cells)}$  as the number of series cells per submodule constraining  $E_{cap(tot)}$  and  $f_{sw}$  such that  $\beta_f \in [0.9, 1]$  and the switching frequency is above the resonance ( $f_{sw} > f_{res}$ ) defined by (10). The narrow region (shown in red) in Fig. 5, gives the region where the constraints are satisfied.  $E_{cap(tot)}^{opt}$  and  $f_{sw}^{opt}$  are the optimal total energy stored in the DC-link capacitor and optimal switching frequency, respectively.

## Comparative Assessment

Based on the optimization of the converter switching frequency and DC-link capacitor size, as described in previous section, the points of minimum total losses for a minimum DC-link capacitor size related to ripple current capability are compared for 5 different topologies. The design parameters are presented in Table I. The average power consumption ( $P_{tot}^{avg}$ ) for a 40 ton trunk is considered to be about 100 kW. The maximum power rating ( $P_{tot}^{max}$ ) the converter is designed for is 400 kW. The total number of submodules are determined considered a maximum modulation index of 0.85. A 40 pole PMSM with nominal speed



Table I: Design parameters considering a 40 ton battery electric truck with a battery pack of 1 MWh.

Parameters	Nomenclature	Value
Average power rating	$P_{tot}^{avg}$	100 kW
Maximum power rating	$P_{tot}^{max}$	400 kW
Nominal converter frequency	$f_1$	333.33 Hz
Load power factor	$\cos(\phi)$	0.9
Parasitic inductance between capacitor and MOSFET	$L_{cap}$	2 nH
Parasitic inductance between battery terminals and PCB	$L_C$	200 nH
Maximum ambient temperature	$T_a^{max}$	40 °C
Maximum case temperature	$T_c^{max}$	80 °C
Maximum $di/dt$	$\left. \frac{di}{dt} \right _{max}$	2000 A/ $\mu$ s
Minimum $di/dt$	$\left. \frac{di}{dt} \right _{min}$	200 A/ $\mu$ s
Minimum number of parallel MOSFETs	$N_{p,mos}^{min}$	4
Maximum number of parallel MOSFETs	$N_{p,mos}^{max}$	20

of 1000 rpm is considered as the traction motor. The battery cells considered here are 24 Ah Samsung NMC Li-ion cells with a nominal cell voltage of 3.7 V. The total energy of the battery pack in the truck is about 1 MWh with a depth-of-discharge of 65%. The capacitors and MOSFETs considered for different  $N_{s(cells)}$  are presented in Appendix A.

The comparative assessment also includes a 2-level inverter as a reference case. The 2-level inverter utilizes CAB450M12XM3 SiC MOSFET HB modules. The 2-level inverter has DC-link voltage of 800 V.  $R_{ds(on)}$  and  $R_{\theta jc}$  are determined using the MOSFET data-sheet. The case-to-ambient thermal resistance is considered to be 0.01 K/W. The 2-level inverter MOSFET switching frequency is 7000 Hz. The total energy stored in the DC-link capacitor is 992 J and 620  $\mu$ F B25690A2627K201 film capacitors are considered.  $R_{cap}^{def}$ ,  $L_{cap}$ , and  $I_{cap}^{def}$  are determined from the capacitor data-sheet.

Hereafter, for simplicity, DSFB, SSFB, and SDFB topologies will be referred to as FB topologies, and DSHB and SSHB topologies will be referred as HB topologies.

Fig. 6 shows the optimized total energy stored in the DC-link capacitor ( $E_{cap(tot)}^{opt}$ ), optimized MOSFET switching frequency ( $f_{sw}^{opt}$ ), number of parallel MOSFETs ( $N_{p,mos}$ ), and total number of submodules ( $N_{sm(tot)}$ ) for all topologies and  $N_{s(cells)}$  at  $P_{tot}^{avg}$ . From Fig. 6(a) it is evident that the HB-topologies require higher  $E_{cap(tot)}$  than the FB-topologies. This is due to the fact that  $I_{dc}$  of the HB-topologies have more harmonics (all carrier side-bands) when compared to FB-topologies (only even carrier side-bands). In addition, we also observe that  $E_{cap(tot)}$  for all the FB-topologies are similar. The same behavior is also observed for all HB-topologies. Due to the change in voltage class of the DC-link capacitors utilized for different  $N_{s(cells)}$ , we observe change in slopes at 3, 6, and 9  $N_{s(cells)}$ . From Fig. 6(b) it is seen that  $f_{sw}$  increases with to  $N_{s(cells)}$  for all topologies due to increase in  $f_{res}$ .  $f_{sw}$  for HB-topologies is generally greater than FB-topologies. The DSHB topology has higher  $f_{sw}$  than all other topologies. This is due to the fact that the arm current in DSHB contains both all the switching frequency side-bands. From Fig. 6(c), we observe that at higher  $N_{s(cells)}$ , SSHB and SSFB topologies need more number of parallel MOSFETs. This is because these topologies have only one arm per phase and therefore higher current. From Fig. 6(d), it is clear that  $N_{sm(tot)}$  is inversely proportional to  $N_{s(cells)}$  for all topologies. The DSHB topology has the highest  $N_{sm(tot)}$  while SSFB has the least  $N_{sm(tot)}$ .

Fig. 7 shows the losses for all the topologies under consideration as a function of  $N_{s(cells)}$  at  $P_{tot}^{avg}$ . Fig. 7(a) presents the total battery losses ( $P_{batt(tot)}^{avg}$ ) for all topologies as a function of  $N_{s(cells)}$ . From the figure it is clear that  $P_{batt(tot)}^{avg}$  is fairly independent of  $N_{s(cells)}$ . Furthermore, it is clear that all the FB topologies have similar  $P_{batt(tot)}^{avg}$  and the similar behaviour is observed for all the HB topologies. However,  $P_{batt(tot)}^{avg}$  for the HB topologies are significantly greater than FB topologies. This is because  $I_{batt}$  in HB topologies consists of DC, fundamental, and 2<sup>nd</sup> harmonic components. On the other hand,  $I_{batt}$  in FB-SMs comprises of only DC, and 2<sup>nd</sup> harmonic components. In the 2-level inverter,  $I_{batt}$  consists of the DC component and




Fig. 6: Optimized design variables for all topologies and  $N_{s(cells)}$  at the average power ( $P_{tot}^{avg}$ ). (a) Optimized total energy stored in the DC-link capacitor ( $E_{cap(tot)}^{opt}$ ), (b) Optimized MOSFET switching frequency ( $f_{sw}^{opt}$ ), (c) Number of parallel MOSFETs per switch ( $N_{p,mos}$ ), and (d) Total number of submodules ( $N_{sm(tot)}$ ).




Fig. 7: Total losses for all topologies and  $N_{s(cells)}$  at average power ( $P_{tot}^{avg}$ ). (a) battery losses ( $P_{batt(tot)}^{avg}$ ), (b) capacitor losses ( $P_{cap(tot)}^{avg}$ ), (c) semiconductor losses ( $P_{sc(tot)}^{avg}$ ), and (d) total losses ( $P_{tot}^{avg}$ ).

negligible switching frequency components. As a result, we observe minimum  $P_{batt(tot)}^{avg}$  for the 2-level inverter. Fig. 7(b) presents the total capacitor losses ( $P_{cap(tot)}^{avg}$ ) as a function of  $N_{s(cells)}$ . From the figure it is clear that  $P_{cap(tot)}^{avg}$  is relatively large for HB topologies. This is because  $I_{cap}$  for HB topologies consists of all the switching frequency components, i.e,  $p \cdot f$ ,  $2p \cdot f$ ,  $3p \cdot f$ , etc... However, for the FB-SMs  $I_{cap}$  consists of only the even harmonic components, i.e,  $2p \cdot f$ ,  $4p \cdot f$ , etc... Moreover, from the figure it is evident that  $P_{cap(tot)}^{avg}$  is inversely proportional to  $N_{s(cells)}$  since  $N_{sm(tot)}$  is also inversely proportional to  $N_{s(cells)}$  (see Fig. 6(d)). It is important to mention that the ESR of the capacitors used for  $N_{s(cells)} \geq 3$  is about 3 times that of the capacitors used for  $N_{s(cells)} < 3$ , due to the change in voltage class of the capacitors. As a result, we observe momentary spike in  $P_{cap(tot)}^{avg}$  at  $3 N_{s(cells)}$ . The 2-level inverter has the least  $P_{cap(tot)}^{avg}$  since ESR of film capacitors are significantly lower than the polymer capacitors considered for BI-MMC. Fig. 7(c) presents the total semiconductor losses ( $P_{sc(tot)}^{avg}$ ) as a function of  $N_{s(cells)}$ . From the figure, it is clear that the DSFB and SDFB have the least losses. This is because the DSFB has 2 arms per phase, thereby reducing the current. In the SDFB, the current through the MOSFETs is reduced due to the delta connected phase arms. The DSHB has higher losses since it has the largest  $N_{sm(tot)}$  and  $f_{sw}^{opt}$ . The SSFB, despite having least  $N_{sm(tot)}$  and  $f_{sw}^{opt}$ , has higher losses because it has only one arm per submodule. The SSHB also have higher losses because of high MOSFET switching frequency, high  $N_{sm(tot)}$  and contains only one arm per phase.  $P_{sc(tot)}^{avg}$  increases with  $N_{s(cells)} > 6$ , since both the MOSFET  $R_{ds(on)}$  and also the switching frequency increases. Also,  $P_{sc(tot)}^{avg}$  increases with  $N_{s(cells)} < 3$ , since the total number of submodules increases proportionally with decrease in  $N_{s(cells)}$  but however, this is not compensated by the MOSFET  $R_{ds(on)}$ , as it does not reduce in the same proportion with lower  $N_{s(cells)}$ . Most BI-MMC topologies with more than 2 cells per sub-module give lower converter losses compared to the 2-level inverter.

## Discussion

The performance of BI-MMCs depend heavily on the semiconductor area and the rating of the DC-link capacitor. Increasing both semiconductor area and over-rating capacitors could lower losses for BI-MMCs. Topologies with low  $N_{s(cells)}$  have a higher degree of cell control but however, they encounter relatively higher losses. In order to achieve low losses for BI-MMCs with 1 or 2  $N_{s(cells)}$ , the number of parallel MOSFETs can be increased. The improved controllability of the cells could compensate for the challenges, such as improving the battery lifetime, that arise when the batteries are subjected to large second-harmonic components (fundamental components also in HB topologies). Although the DSHB topology has significant higher losses, the benefit of providing simultaneous DC-link voltage for DC-charging and feeding auxiliary loads, and AC for the traction motor makes it an attractive candidate for automotive applications.

## Conclusion

Several battery-integrated MMC (BI-MMC) based inverter topologies are investigated in this paper. The evaluations also includes a reference case which is the conventional 3-phase 2-level voltage source inverter (2-level). All the investigated topologies considered a maximum power rating of 400 kW. The topologies are evaluated for number of cascaded cells per submodule and then a compared for battery losses, DC-link capacitor losses, semiconductor losses, and total losses.

The evaluation of topologies for  $N_{s(cells)}$  shows that the topologies with 5 to 6  $N_{s(cells)}$  prove to have similar total losses to the 2-level inverter. However, considering only the semiconductor and capacitor losses, we observe that most BI-MMC topologies with 2 – 10  $N_{s(cells)}$  have lower losses than the 2-level inverter. The BI-MMC topologies have higher battery losses when compared to the 2-level inverter. However, the capacitor energy requirement on the BI-MMC topologies are lower than the 2-level inverter. Although BI-MMCs have higher battery losses than the 2-level inverter, the high modularity provides increased controllability of cells which is expected to extend lifetime and battery utilization.

## References

- [1] AG Mamalis, KN Spentzas, and AA Mamali. The impact of automotive industry and its supply chain to climate change: Somme techno-economic aspects. *European Transport Research Review*, 5(1):1–10, 2013.
- [2] Céline JW Bonfils, Benjamin D Santer, John C Fyfe, Kate Marvel, Thomas J Phillips, and Susan RH Zimmerman. Human influence on joint changes in temperature, rainfall and continental aridity. *Nature Climate Change*, 10(8):726–731, 2020.
- [3] Jiuchun Jiang and Caiping Zhang. *Fundamentals and applications of lithium-ion batteries in electric drive vehicles*. John Wiley & Sons, 2015.
- [4] Gregory L Plett. *Battery management systems, Volume II: Equivalent-circuit methods*. Artech House, 2015.
- [5] Helena Berg. *Batteries for electric vehicles: materials and electrochemistry*. Cambridge university press, 2015.
- [6] Ye Li and Yehui Han. A module-integrated distributed battery energy storage and management system. *IEEE Transactions on Power Electronics*, 31(12):8260–8270, 2016.
- [7] Chang-Hua Lin, Hsuan-Yi Chao, Chien-Ming Wang, and Min-Hsuan Hung. Battery management system with dual-balancing mechanism for LiFePO<sub>4</sub> battery module. In *TENCON 2011-2011 IEEE Region 10 Conference*, pages 863–867. IEEE, 2011.
- [8] Jorge O Estima and Antonio J Marques Cardoso. Efficiency analysis of drive train topologies applied to electric/hybrid vehicles. *IEEE Transactions on Vehicular Technology*, 61(3):1021–1031, 2012.
- [9] Amirreza Poorfakhraei, Mehdi Narimani, and Ali Emadi. A review of modulation and control techniques for multilevel inverters in traction applications. *IEEE Access*, 9:24187–24204, 2021.
- [10] Anton Lesnicar and Rainer Marquardt. An innovative modular multilevel converter topology suitable for a wide power range. In *2003 IEEE Bologna Power Tech Conference Proceedings*, volume 3, pages 6–pp. IEEE, 2003.
- [11] Kamran Sharifabadi, Lennart Harnefors, Hans-Peter Nee, Staffan Norrga, and Remus Teodorescu. *Design, control, and application of modular multilevel converters for HVDC transmission systems*. John Wiley & Sons, 2016.
- [12] Ionut Trintis, Stig Munk-Nielsen, and Remus Teodorescu. A new modular multilevel converter with integrated energy storage. In *IECON 2011-37th Annual Conference of the IEEE Industrial Electronics Society*, pages 1075–1080. IEEE, 2011.
- [13] João Inácio Yutaka Ota, Takuya Sato, and Hirofumi Akagi. Enhancement of performance, availability, and flexibility of a battery energy storage system based on a modular multilevel cascaded converter (mmcc-ssbc). *IEEE Transactions on Power Electronics*, 31(4):2791–2799, 2015.
- [14] A Lachichi. On modular multilevel converters-based batteries energy storage systems. In *2015 IEEE 11th International Conference on Power Electronics and Drive Systems*, pages 908–912. IEEE, 2015.
- [15] Jorn M Reniers, Grietus Mulder, Sina Ober-Blöbaum, and David A Howey. Improving optimal control of grid-connected lithium-ion batteries through more accurate battery and degradation modelling. *Journal of Power Sources*, 379:91–102, 2018.
- [16] Nejmeddine Bouchhima, Matthias Gossen, and Kai Peter Birke. Fundamental aspects of reconfigurable batteries: Efficiency enhancement and lifetime extension. *Modern Battery Engineering: A Comprehensive Introduction*, page 101, 2019.
- [17] Nejmeddine Bouchhima, Matthias Gossen, Sascha Schulte, and Kai Peter Birke. Lifetime of self-reconfigurable batteries compared with conventional batteries. *Journal of Energy Storage*, 15:400–407, 2018.
- [18] Mahran Quraan, Taejung Yeo, and Pietro Tricoli. Design and control of modular multilevel converters for battery electric vehicles. *IEEE Transactions on Power Electronics*, 31(1):507–517, 2015.
- [19] Anton Kersten, Manuel Kuder, Emma Grunditz, Zeyang Geng, Evelina Wikner, Torbjörn Thiringer, Thomas Weyh, and Richard Eckerle. Inverter and battery drive cycle efficiency comparisons of chb and mmsp traction inverters for electric vehicles. In *2019 21st European Conference on Power Electronics and Applications (EPE'19 ECCE Europe)*, pages P–1. IEEE, 2019.
- [20] Oskar Josefsson. *Investigation of a multilevel inverter for electric vehicle applications*. PhD thesis, Chalmers University of Technology, 2015.
- [21] Di Wang, Jinjun Liu, Luigi Piegari, Shuguang Song, Xingxing Chen, and Davide De Simone. A battery lifetime improved control strategy of modular multilevel converter for electric vehicle application. In *2019 IEEE 10th International Symposium on Power Electronics for Distributed Generation Systems (PEDG)*, pages 594–598. IEEE, 2019.
- [22] Yajun Ma, Hua Lin, Xingwei Wang, Zhe Wang, and Zuyao Ze. Analysis of battery fault tolerance in modular multilevel converter with integrated battery energy storage system. In *2018 20th European Conference on Power Electronics and Applications (EPE'18 ECCE Europe)*, pages P–1. IEEE, 2018.
- [23] Lennart Baruschka and Axel Mertens. Comparison of cascaded H-bridge and modular multilevel converters for BESS application. In *2011 IEEE Energy Conversion Congress and Exposition*, pages 909–916. IEEE, 2011.

- [24] Zeyang Geng, Jens Groot, and Torbjörn Thiringer. A time-and cost-effective method for entropic coefficient determination of a large commercial battery cell. *IEEE Transactions on Transportation Electrification*, 6(1):257–266, 2020.
- [25] Tomas Jonsson, Christer Svensson, Lars Drugge, and Gayathri Suriyamoorthy. High current transistor packaging for very low on-resistance. Submitted to *23rd European Microelectronics and Packaging Conference & Exhibition*, 2021.

## A MOSFET and capacitor data

Table II: MOSFET database

$N_{s(cells)}$	MOSFET	$V_{ds}$ [V]	$R_{ds(on)}$ [m $\Omega$ ]	$R_{\theta_{jc}}$ [K/W]	$R_{\theta_{pad}}$ [K/W]
1	LiU MOSFET [25]	5	0.25	1.4	3.7
2 – 3	SiR178DP	20	0.4	1.2	10.2
4 – 6	NTMTS0D4N04CL	40	0.4	0.61	10.2
7 – 9	NTMTS0D7N06CL	60	0.68	0.5	4.2
10 – 12	NVBLS1D1N08H	80	1.05	0.48	1.9

Table III: Capacitor database

$N_{s(cells)}$	Capacitor	$C_{cap}^{def}$ [ $\mu$ F]	$V_{cap}^{dc}$ [V]	$R_{cap}^{def}$ [m $\Omega$ ]	$I_{cap}^{def}$ [A]
1	T530X108K004	1000	4	5	7
2	T530X337K010	330	10	5	7
3 – 4	T530X157K016	150	16	15	4.5
5 – 6	T541X107K025	100	25	15	3.3
7 – 8	T541X476K035	47	35	15	3.3
9 – 12	T541X336K050	33	50	15	3.3