liu.seSearch for publications in DiVA
Endre søk
RefereraExporteraLink to record
Permanent link

Direct link
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Annet format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annet språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf
A NAND Gate Based Standard Cell VCO for Use in Synthesizable ADCs
Linköpings universitet, Institutionen för systemteknik, Elektroniska Kretsar och System. Linköpings universitet, Tekniska fakulteten.
Linköpings universitet, Institutionen för systemteknik, Elektroniska Kretsar och System. Linköpings universitet, Tekniska fakulteten.
2015 (engelsk)Inngår i: 2015 NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS) - NORCHIP and INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP (SOC), IEEE , 2015Konferansepaper, Publicerat paper (Fagfellevurdert)
Abstract [en]

Synthesizable all-digital ADCs lead to reduced design cost and design time as well as to low cross-technology porting costs. VCO-based ADC is an attractive candidate for the synthesis of ADCs using standard cells. However, a VCO, which is controlled by an analog input signal, is difficult to implement using standard digital circuits. Supply controlled ring oscillators using static CMOS inverters are used in prior works. In this work, an alternative VCO built using NAND gates is proposed for use in synthesizable converters. The circuit is demonstrated by employing it in an ADC synthesized from an HDL description. Transistor level simulation of the resulting netlist using the Spectre simulator shows that a performance of 10 bit ENOB over a 10 MHz bandwidth can be achieved after digital correction, using the proposed VCO.

sted, utgiver, år, opplag, sider
IEEE , 2015.
HSV kategori
Identifikatorer
URN: urn:nbn:se:liu:diva-131245DOI: 10.1109/NORCHIP.2015.7364398ISI: 000380441400045ISBN: 9781467365765 (tryckt)ISBN: 9781467365758 (digital)ISBN: 9781467365772 (tryckt)OAI: oai:DiVA.org:liu-131245DiVA, id: diva2:971498
Konferanse
Nordic Circuits Systems Conference (NORCAS): NORCHIP & International Symposium on System Chip (SoC) 2015,26-28 October, Oslo, Norway
Tilgjengelig fra: 2016-09-16 Laget: 2016-09-12 Sist oppdatert: 2016-11-25
Inngår i avhandling
1. Design of VCO-based ADCs
Åpne denne publikasjonen i ny fane eller vindu >>Design of VCO-based ADCs
2016 (engelsk)Doktoravhandling, med artikler (Annet vitenskapelig)
Abstract [en]

Today's complex electronic systems with billions of transistors on a single die are enabled by the aggressive scaling down of the device feature size at an exponential rate as predicted by the Moore's law. Digital circuits benefit from technology scaling to become faster, more energy efficient as well as more area efficient as the feature size is scaled down. Moreover, digital design also benefits from mature CAD tools that simplify the design and cross-technology porting of complex systems, leveraging on a cell-based design methodology. On the other hand, the design of analog circuits is getting increasingly difficult as the feature size scales down into the deep nanometer regime due to a variety of reasons like shrinking voltage headroom, reducing intrinsic gain of the devices, increasing noise coupling between circuit nodes due to shorter distances etc. Furthermore, analog circuits are still largely designed with a full custom design ow that makes their design and porting tedious, slow, and expensive. In this context, it is attractive to consider realizing analog/mixed-signal circuits using standard digital components. This leads to scaling-friendly mixed-signal blocks that can be designed and ported using the existing CAD framework available for digital design. The concept is already being applied to mixed-signal components like frequency synthesizers where all-digital architectures are synthesized using standard cells as basic components. This can be extended to other mixed-signal blocks like digital-to-analog and analog to- digital converters as well, where the latter is of particular interest in this thesis.

A voltage-controlled oscillator (VCO)-based analog-to-digital converter (ADC) is an attractive architecture to achieve all-digital analog-to digital conversion due to favorable properties like shaping of the quantization error, inherent anti-alias filtering etc. Here a VCO operates as a signal integrator as well as a quantizer. A converter employing a ring oscillator as the VCO lends itself to an all-digital implementation.

In this dissertation, we explore the design of VCO-based ADCs synthesized using digital standard cells with the long-term goal of achieving high performance data converters built from low accuracy switch components. In a first step, an ADC is designed using vendor supplied standard cells and fabricated in a 65 nm CMOS process. The converter delivers an 8-bit ENOB over a 25 MHz bandwidth while consuming 3.3 mW of power resulting in an energy efficiency of 235 fJ/step (Walden FoM). Then we utilize standard digital CAD tools to synthesize converter designs that are fully described using a hardware description language. A polynomial-based digital post-processing scheme is proposed to correct for the VCO nonlinearity. In addition, pulse modulation schemes like delta modulation and asynchronous sigma-delta modulation are used as a signal pre-coding scheme, in an attempt to reduce the impact of VCO nonlinearity on converter performance. In order to investigate the scaling benefits of all-digital data conversion, a VCO-based converter is designed in a 28 nm CMOS process. The design delivers a 13.4-bit ENOB over a 5 MHz bandwidth achieving an energy efficiency of 4.3 fJ/step according to post-synthesis schematic simulation, indicating that such converters have the potential of achieving good performance in deeply scaled processes by exploiting scaling benefits. Furthermore, large conversion errors caused by non-ideal sampling of the oscillator phase are studied. An encoding scheme employing ones counters is proposed to code the sampled ring oscillator output into a number, which is resilient to a class of sampling induced errors modeled by temporal reordering of the transitions in the ring. The proposed encoding reduces the largest error caused by random reordering of up to six subsequent bits in the sampled signal from 31 to 2 LSBs. Finally, the impact of process, voltage, and temperature (PVT) variations on the performance while operating the converter from a subthreshold supply is investigated. PVT-adaptive solutions are suggested as a means to achieve energy-efficient operation over a wide range of PVT conditions.

sted, utgiver, år, opplag, sider
Linköping: Linköping University Electronic Press, 2016. s. 31
Serie
Linköping Studies in Science and Technology. Dissertations, ISSN 0345-7524 ; 1812
HSV kategori
Identifikatorer
urn:nbn:se:liu:diva-132789 (URN)10.3384/diss.diva-1049563 (DOI)9789176856246 (ISBN)
Disputas
2016-12-16, Transformen, B-huset, Campus Valla, Linköping, 10:15 (engelsk)
Opponent
Veileder
Tilgjengelig fra: 2016-11-25 Laget: 2016-11-25 Sist oppdatert: 2019-10-29bibliografisk kontrollert

Open Access i DiVA

Fulltekst mangler i DiVA

Andre lenker

Forlagets fulltekst

Søk i DiVA

Av forfatter/redaktør
Unnikrishnan, VishnuVesterbacka, Mark
Av organisasjonen

Søk utenfor DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric

doi
isbn
urn-nbn
Totalt: 335 treff
RefereraExporteraLink to record
Permanent link

Direct link
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Annet format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annet språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf