liu.seSearch for publications in DiVA
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Evaluation of FPGA-based High Performance Computing Platforms
Linköping University, Department of Electrical Engineering, Computer Engineering.
2023 (English)Independent thesis Advanced level (degree of Master (Two Years)), 28 HE creditsStudent thesis
Abstract [en]

High performance computing is a topic that has risen to the top in the era ofdigitalization, AI and automation. Therefore, the search for more cost and timeeffective ways to implement HPC work is always a subject extensively researched.One part of this is to have hardware that is capable to improve on these criteria. Different hardware usually have different code languages to implement theseworks though, cross-platform solution like Intel’s oneAPI framework is startingto gaining popularity.In this thesis, the capabilities of Intel’s oneAPI framework to implement andexecute HPC benchmarks on different hardware platforms will be discussed. Using the hardware available through Intel’s DevCloud services, Intel’s Xeon Gold6128, Intel’s UHD Graphics P630 and the Arria10 FPGA board were all chosento use for implementation. The benchmarks that were chosen to be used wereGEMM (General Matrix Multiplication) and BUDE (Bristol University DockingEngine). They were implemented using DPC++ (Data Parallel C++), Intel’s ownSYCL-based C++ extension. The benchmarks were also tried to be improved uponwith HPC speed-up methods like loop unrolling and some hardware manipulation.The performance for CPU and GPU were recorded and compared, as the FPGAimplementation could not be preformed because of technical difficulties. Theresults are good comparison to related work, but did not improve much uponthem. This because the hardware used is quite weak compared to industry standard. Though further research on the topic would be interesting, to compare aworking FPGA implementation to the other results and results from other studies. This implementation also probably has the biggest improvement potential,so to see how good one could make it would be interesting. Also, testing someother more complex benchmarks could be interesting.

Place, publisher, year, edition, pages
2023. , p. 43
Keywords [en]
FPGA, High performance computing, BUDE, GEMM, CPU, GPU
National Category
Computer Systems
Identifiers
URN: urn:nbn:se:liu:diva-199079ISRN: LiTH-ISY-EX--23/554--SEOAI: oai:DiVA.org:liu-199079DiVA, id: diva2:1810974
Presentation
2023-02-24, Linköping, 18:14 (English)
Supervisors
Examiners
Available from: 2023-11-13 Created: 2023-11-09 Last updated: 2023-11-13Bibliographically approved

Open Access in DiVA

fulltext(977 kB)32 downloads
File information
File name FULLTEXT01.pdfFile size 977 kBChecksum SHA-512
6481a5231e604f0a7e3578927d61e20c6d431d5dcc14c595353a2f69d87158db4f0d952d4f0ca5657719253d9a0a2ccb44d5a9aebfa8a0c63a8556417f53266d
Type fulltextMimetype application/pdf

Search in DiVA

By author/editor
Frick-Lundgren, Martin
By organisation
Computer Engineering
Computer Systems

Search outside of DiVA

GoogleGoogle Scholar
Total: 32 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

urn-nbn

Altmetric score

urn-nbn
Total: 155 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf